

FIG. 2 -110PROCESSOR \_10 SYSTEM BUS DIGITAL VIDEO OUT 200 CHIPSET **ENCODER** 1 210 **GMCH** 130 (GRAPHICS TV **AND SYSTEM MEMORY MEMORY** 150 **CONTROLLER** HUB) 155 DISPLAY - MEMORY CONTROLLER LOCAL - GRAPHICS DISPLAY **CONTROLLER MEMORY** - 3D ENGINE - 2D ENGINE PCI SLOTS 194 **VIDEO ENGINE** PCI **BUS** 220! 40 2 IDE **PORTS** 192 **ICH** ISA 196 ULTRA **SUPER** (1/0 **OPTION** i ATA/66 CONTROLLER 1/0 198 HUB) 2 USB **OPTION** IAC'97 **PORTS AUDIO CODEC** MODEM CODEC **FWH** 230 (FIRMWARE HUB)




FIG3




FIG.4






FIG.5





a is a

a . . A